I INTRODUCTION
For designing blocking systems, protection of technological equipment from overloading, technological mode control (included start and stop modes, switching under usual conditions and abnormal ones) discrete automatic schemes are used. These are realized by technical means according standard IEC 61131-1:2003 (Part 1: General information) programmable logic controllers (PLC). For mathematical description of these means system of calculation of expressionsBoolean algebra is taken [10, 14] . Logical control units are classified as combinational (having no builtin memory-automat without memory) and sequential ones (automat with memory). According to this classification one can differ units of single clock period (combinational) and multi clock period (sequential) control [1, 3, [5] [6] [7] .
II ARCHITECTURE OF DISCRETE AUTOMATIC DEVICES
Any logical variable and function of binary logic is defined on multiple values {0, 1} or {false, true}. The function of binary logic can be single-place, two-place and multi place. Functions of repeat Y = X, negation Y = X , constant-false Y = 0, constant-true Y = 1 belong to single placed functions. For two independent variables one can get 16 different functions [10, 14] , which can be equivalently expressed through NOT function and conjunction function (AND) or through NOT function and disjunction function (OR). Along with these functions the function of addition on module two is used (XOR). These four functions are defined in the set of operations of expression calculation modules of complex SDSDC [8, 9, 13, 18, 19] . These are basic functions for implementation of discrete automatic schemes to perform memorizing, storing, counting, analyzing, comparing logical signals and vectors of logical signals. These devices are flip-flops, registers, counters, decoders, coders, commutators, comparators of circuit computer technology [10, 14] etc. Standardized functional modules of complex SDSDC are defined by analysis mathematical methods of control theory [8] . Comparative evaluation of features of complex SDSDC [13] and functional requirements IEC 61131-3 [16] is given in the table I [4, 12, 15, 17, 20] .
Comparing vectors of logical signals (for example, finding a state of tens and hundreds discrete performing mechanisms on the state of end switchers in ASC TP) can be carried out more conveniently with comparator [14] :
where i = 1,2,…,n; n -is a signal vector dimension, f -is a parameter of choice of operation, i Х , i Z -are components of vectors of dimension n. For storage of values of one signal of a logical look the RS and SR triggers [6] having two stable conditions in case of reset or set [10] (bistable elements) are used.
These flip-flops have a reset input R, a set input S, an input of a state and an inverse output of a state. For storing a vector from n logical signals one can define a «packet» RS flip-flops (this packaging is used by manufacturing integrated circuits [11] ) and at programming it can be done very simply: at n = 1 flipflop is (becomes) usual [10] :
where i=1,2,…,n; n -is the number of flip-flops in «the packet». The signals having close inertance, i.e. having the same rate of change are included in «the packet» of logical signals. If the vector of logical signals is to contain signals of different inertance then the time required to process the scheme to have a block of this functional module is defined by the signal with the highest rate of changing its value. At the output of a flip-flop state with the reset priority when R=S=1 at the same clock period the value of the signal always equal to 0. At the output of a flip-flop state with the set priority when R = S = 1 at the same clock period the value of the signal always equal to:
where i=1,2,…, n; n -is the number of flip-flops in «the packet». In the classical definition of RS and SR flip-flops the memory at the state input in a previous clock period is not accessible, this is an inner connection of a module, it is destroyed if power is switched off. In definitions of complex SDSDC this connection is accessible for an system engineer, and the memory at the input state in the previous clock period can be stored when power is switched off. For storing signals of different types multi place registers are used («cells» of memory), they are registers of different action: series input-series output, series input-parallel output, parallel input-parallel output, parallel input-series output. In systems with memory (fixing the trend of pre-abnormal situation, correcting devices of high order, identification and imitation of systems etc.) registers with multi-value memory are used. These registers are referred to as shift registers [2, 8] : 
; N -is the length of the trend; q 0 -is the initial length of the trend; Z0 -is the reset of the register; Z1 -is the shift of the register; q -is the current length of the register; X(k), X(k-1),…, X(k-N) -are values of the variable at the clock peri-
Counters differ by the way of counting (direct, reverse), by representing in notation system (binary, decimal), by the way of count controlling (synchronous, asynchronous). The counter («the packet» counter) performs a relative count of time, that is count in clock periods of control scheme. The signals having close inertance, that is having the same rate of changing are included into «the packet» if signals of different inertence are to be connected to «the packet» of counters then the time required to process the scheme containing blocks of this functional module is defined by the signal of the highest rate of changing its values:
where i C -is the reset of the counter; 1,2,. .., i n  ;
n -is the number of counters in «the packet»; 
where n -is the number of definer in «the packet»; 1,2,...,
where n -is the number of definer in «the packet»;   i X k -is the value of the signal being analyzed in the current clock period kT;
  ; i Y -is the memory of the signal being analysed; i q -is absence of falling front, (either) front:
where n -is the number of definer in «the packet»; The signals having close inertance, that is having the same rate of changing are also included into «the packet» of logical signals. If the vector of logical signals is to contain signals of different inertance, then the time required to process the scheme containing the block of this module is defined by the signal of the highest rate of values. The definers of the front are also given in a «packet» form. At the time of changing signals at «packet» outputs corresponding logical values of signals appear during the time equal to one period of scheme processing if the signal change rate at the corresponding inputs isn't greater than that one at starting the control scheme.
Processing logical signals as arguments of multi place functions can be performed by means of so called vote function in schemes of recognition and correction of mistakes when information is transformed: synthesis of control schemes and warning) can be got by means of signal generators.
where kk -is the number of periodic pulse channels, C(k) -is the state of outputs at the moment kT; C(k-1) -is the state of outputs at the moment (k-1)T; X i -is the state of pulses at input start/stop generation; Y i -is the state of pulses at outputs. Thus, discrete automatic devices can be implemented by programming according to formulae (1)- (16) III CONCLUSION Program implementation of main discrete automatic devices in complex SDSDC provides its universality at designing digital ACS. Such approach to the creation of industrial control systems allows to expend the set of standardized groups of discrete automatic modules without any essential expenses in comparison with the functional requirements of IEC 61131-3. The complex SDSDC as a design tool of digital ACS, is oriented not on professional programmers, but on engineers i.e. specialists in automation and remote control. The offered approach to the program implementation of discrete automatic devices allows to use the technique accepted at developing hardware systems. For example, the technique of developing and mounting control and regulation systems on the basis of pneumatics, hydraulics, electrical mechanics and discrete automatic devices based on chips of different scale integration.
